Description: riscv backend

(active) Revisions in this set a34d4e715ce6bfda8a0c07be4fbfb53f1690808a,51644f497b5a301f39600bb4b799fb3bc606ec73,10f72ba2c897fd03477267faeb2d1985780d6e40,578e60e6ef29dc5a082fe253ef871908154449a0,247f80abfba336b27c28186d9f5fb14abfedfd25,e8b9d8442e43d3e84d2b9b35cb739ac765e48f7e,23111a71ea4316d6b32fe0fc8b0fca1c5960fa97,0e0407ad5793e54afd1046b9933ce1299f17027a,233d883731ca365b96d9ba4c1e54fa452accab99,813cf7b45ec3dc7c0b5c4e3fc681ac9026fb56b6,3ac178f519ecb990b425b5bfcc65467f55ef7d0f,a399627aee3c1696a6d34d2005f6577c77f3cefd

commit a34d4e715ce6bfda8a0c07be4fbfb53f1690808a
Merge: 7082b6e34a 88f83280dc
Author: florian <florian@freepascal.org>
Date:   Wed Sep 26 19:49:08 2018 +0000

    Merged riscv_new branch
    
    git-svn-id: trunk@39813
---
commit 51644f497b5a301f39600bb4b799fb3bc606ec73
Author: florian <florian@freepascal.org>
Date:   Wed Sep 26 20:22:13 2018 +0000

    * fixes broken compilation after merging
    
    git-svn-id: trunk@39815 -

M	rtl/linux/system.pp
---
commit 10f72ba2c897fd03477267faeb2d1985780d6e40
Author: pierre <pierre@freepascal.org>
Date:   Wed Sep 26 21:56:03 2018 +0000

     Add missing TFenceFlags and TRoundingMode for riscv32
    
    git-svn-id: trunk@39818 -

M	compiler/riscv32/cpubase.pas
---
commit 578e60e6ef29dc5a082fe253ef871908154449a0
Author: pierre <pierre@freepascal.org>
Date:   Wed Sep 26 21:56:36 2018 +0000

     Fix default CPUs for riscv32
    
    git-svn-id: trunk@39819 -

M	compiler/options.pas
---
commit 247f80abfba336b27c28186d9f5fb14abfedfd25
Author: pierre <pierre@freepascal.org>
Date:   Wed Nov 20 22:46:31 2019 +0000

    prepare source to also support riscv32 code
    
    git-svn-id: trunk@43523 -

M	rtl/linux/riscv64/si_prc.inc
---
commit e8b9d8442e43d3e84d2b9b35cb739ac765e48f7e
Author: pierre <pierre@freepascal.org>
Date:   Wed Nov 20 22:48:06 2019 +0000

     Replace obsolete scall by ecall instruction
    
    git-svn-id: trunk@43524 -

M	rtl/linux/riscv32/syscall.inc
---
commit 23111a71ea4316d6b32fe0fc8b0fca1c5960fa97
Author: pierre <pierre@freepascal.org>
Date:   Wed Nov 20 22:48:47 2019 +0000

    Add missing and needed syscall_nr_XXX
    
    git-svn-id: trunk@43525 -

M	rtl/linux/riscv32/sysnr.inc
---
commit 0e0407ad5793e54afd1046b9933ce1299f17027a
Author: pierre <pierre@freepascal.org>
Date:   Wed Nov 20 22:51:03 2019 +0000

     Add si_XXX.inc files, pointing to riscv64 counterparts
    
    git-svn-id: trunk@43526 -

M	.gitattributes
A	rtl/linux/riscv32/si_c.inc
A	rtl/linux/riscv32/si_dll.inc
A	rtl/linux/riscv32/si_prc.inc
---
commit 233d883731ca365b96d9ba4c1e54fa452accab99
Author: pierre <pierre@freepascal.org>
Date:   Tue Nov 24 09:39:55 2020 +0000

     Correct computation of operatingsystem_parameter_envp, which wrongly pointed to the NIL pointer separating argv from environment variables
    
    git-svn-id: trunk@47552 -

M	rtl/linux/riscv64/si_c.inc
M	rtl/linux/riscv64/si_prc.inc
M	rtl/linux/xtensa/si_c.inc
M	rtl/linux/xtensa/si_prc.inc
---
commit 813cf7b45ec3dc7c0b5c4e3fc681ac9026fb56b6
Author: florian <florian@freepascal.org>
Date:   Sun Mar 7 22:28:18 2021 +0000

      o RiscV64 glibc startup code fixed:
        * there is no _init/_fini, call libc_csu_* instead
        * fix loading of global_pointer
    
    git-svn-id: trunk@48904 -

M	rtl/linux/riscv64/si_c.inc
---
commit 3ac178f519ecb990b425b5bfcc65467f55ef7d0f
Author: florian <florian@freepascal.org>
Date:   Thu Mar 11 21:10:04 2021 +0000

      * RiscV: corrected setup of gp
    
    git-svn-id: trunk@48938 -

M	rtl/linux/riscv64/si_c.inc
---
commit a399627aee3c1696a6d34d2005f6577c77f3cefd
Author: florian <florian@freepascal.org>
Date:   Fri Mar 12 21:27:51 2021 +0000

      + RiscV: initial implementation of gprof support
      * cleanup
    
    git-svn-id: trunk@48945 -

M	.gitattributes
M	rtl/linux/Makefile
M	rtl/linux/Makefile.fpc
M	rtl/linux/riscv64/si_c.inc
A	rtl/linux/riscv64/si_g.inc